Event-sequence detector by Hanna, M. F.
June 1978
	 B7310278 
•	 NASA TECH BRIEF 
NASA Pasadena Office
	 -dr 
NASA Tech Briefs announce new technology derived from the U.S. space program. They are issued to encourage 
commercial application. Tech Briefs are available on a subscription basis from the National Technical Information 
Service, Springfield, Virginia 22151. Requests for individual copies or questions relating to the Tech Brief program may 
be directed to the Technology Utilization Office, NASA, Code KT, Washington, D.C. 20546. 
Event-Sequence Detector 
The problem: 
To detect the sequence of failures which can occur 
almost simultaneously (within 0.8 microsecond) in 
electronic assemblies such as traveling-wave ampli-
fier tubes. 
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The solution: 
An event-sequence detector consisting of a matrix 
of storage elements which are activated by coinci-
dence of failure-voltage pulses and clock pulses. 
How it's done: 
Voltage inputs corresponding to failure modes in 
the circuit under study are fed to the event-sequence 
detector shown in the diagram. Each of the input 
lines is connected to one of a series of latching, one-
shot circuits. As an example of operation of the event-
sequence detector, consider input A; when the input 
voltage level changes because of failure in that branch
of the circuit under study, the latching one-shot cir-
cuit is set, and a pulse from the circuit activates the 
clock shift register. Simultaneously, enabling-voltage 
is fed by the latching one-shot circuit to level A of 
the counter matrix, and the memory flip flop A-i is 
set by coincidence with the clock shift register voltage 
appearing in column 1. Once a latching circuit is set 
by an input voltage, it becomes unresponsive to its 
input; thus, a latching circuit can deliver only one 
pulse to the row of memory elements to which it is 
connected. 
The operation of the event sequence counter is 
such that the shift register shifts only one count for 
each of N inputs; therefore, were only A, H. and C 
to be activated, the output indication would of neces-
sity be A-i, H-2, C-3. 
The clock frequency used for the event sequence 
detector can be selected to provide the time resolution 
demanded by the test at hand; a frequency of 8.5 
MHz has been used for the testing of traveling-wave 
tubes. Thus, events which occurred every 0.286 
microsecond were recorded. 
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